Atom CPU Layout Design Engineer page is loaded Atom CPU Layout Design Engineer Apply locations Malaysia, Penang Malaysia, Kulim time type Full time posted on Posted Yesterday job requisition id JR0258213 Job Details: Job Description: We created the Intel Atom Processor (E-Core), a disruptive technology that enables a broad range of devices including entry PCs, smartphones, modems, 2 in 1 laptops, microservers, and other Internet of Things IoT devices. You will be part of a team participating in the design of a future generation high performance Intel Atom microprocessors. You will drive custom layout design for a range of memory compilers, custom IPs, and partitions in support of CPU products. Performs detailed physical array planning, area optimization, digital block synthesis, critical wire analysis, custom leaf, cell layout, and compiler assembly coding. Conducts complete layout verification including design rule compliance, SoC integration specs, electron migration, voltage drop (IR), selfheat, ESD, and other reliability checks. Uses custom autorouters and custom placers to efficiently construct layout. Provides feedback to circuit design engineers for new feature feasibility studies and implements circuit enhancement requests. Develops and drives new and innovative layout methods to improve productivity and quality. Troubleshoots a wide variety of issues up to and including design and tool/flow/methodology issues used for layout design.The work is performed with broadly defined parameters and assignments are often complex and nonstandard in nature.Your responsibilities will include but not be limited to:-Independently assess and drive complex physical design assignments.-Work closely with circuit design engineers to interpret schematics and drive physical implementation.-Proficient with industry-based layout tools such as Cadence Virtuoso, Synopsys Custom Compiler, and Fusion Compiler.-Experience ranging from leaf level cell design to integration is desired.-Collaborate closely with other SoC projects at various sites across Intel.-Ability to develop layout scripts macros and solutions is a plus. Qualifications: Minimum Qualifications:- Candidate must possess a Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline with preferably at least 2 years of experience.Additional qualifications include:- Familiarity with Very Large Scale Integration VLSI and Complementary MetalOxide Semiconductor CMOS logic circuit design.- Knowledge in Unix/Linux operating systems. Job Type: Experienced Hire Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations: Malaysia, Kulim Business group: In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs. Similar Jobs (5) Analog Layout Design Engineer locations Malaysia, Penang time type Full time posted on Posted 6 Days Ago Layout Design Engineer locations Malaysia, Penang time type Full time posted on Posted 30+ Days Ago Layout Design Engineer locations Malaysia, Penang time type Full time posted on Posted 30+ Days Ago Intel provides reasonable accommodation to applicants and employees. For more information on our Reasonable Accommodation process, please click here .
To view our candidate privacy notice, please click here .
Need to change your email address? Click on the Cloud icon beside your email address in the upper right-hand corner and select "Account Settings". Important Note regarding your email change: Remember to check the inbox of the email address you just updated to verify and complete the change. Verification is required before your account is changed to reflect the new email address. #J-18808-Ljbffr
