Senior Design Verification Engineer

Details of the offer

Lattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a "team first" organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you're looking for.
Responsibilities & SkillsLattice Semiconductor is seeking a Design Verification Engineer to join the R&D organization. This position is an opportunity to be part of a dynamic team with ample opportunity to contribute, learn and grow.
Responsibilities & Skills:
Develop and Review Test Plan based on design specification
Develop constrained-Random verification environment for complex DUT
Implement coverage metrics using cover point and assertion
Create and debug tests for DUT
Resolve bugs with remote designers
Requirements:
Strong understanding of verification process from test plan to coverage completion
Strong communication and Analytical skills
Understanding of HDL (Verilog, SystemVerilog)
Experience with designing with FPGA is a plus
Programming skills (e.g.: C/C++, Perl, TCL or Python)
Experience in following technology areas are an added advantage: High speed SERDES protocols (PCIe, Ethernet, CPRI or JESD204B/C, USB), Memory (DRAM, SRAM, Flash, DMA), Interconnect (AMBA AXI, AHB, APB), Peripherals (SPI, I2C or I3C)
Education and General:
BS/MS/PhD in Electronics or Computer Engineering with a minimum of 5 years of SystemVerilog/UVM experience
Independent and self-motivated, capable of executing under dynamic environment and uncertainties#J-18808-Ljbffr


Nominal Salary: To be agreed

Source: Whatjobs_Ppc

Job Function:

Requirements

Process Mechanical Engineer

Description As a Manufacturing Engineer in the Vacuum Product Division, your will improve products, processes and components to meet cost objectives, compone...


Agilent - Pahang

Published a month ago

Field Operation Technician Zone Temerloh, Pahang

Job Requirements: Be on 24 hours stand-by based on the schedule roster assistance to manage faults within area of concerned within the agreed timeline. To ...


Telnetintl Sdn Bhd - Pahang

Published a month ago

Senior Mechanical Engineer

Purpose Statement: Our Endoscopy Research and Development team is seeking an Mechanical Engineer who is passionate about improving patient outcomes across ou...


Boston Scientific - Pahang

Published a month ago

Quantity Surveyor (Penang)

Job Highlights We provide a growing platform in terms of Site Experience,Grow Technical Improvement Guides & Skill Enhancement Training, Less Hierarchy Level...


Sensible Solutions Engineering Sdn Bhd - Pahang

Published a month ago

Built at: 2024-12-23T01:26:45.596Z